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Extreme energy constraints inherent in many exciting new wireless sensing appli-
cations (such as [1-3]) virtually dictate that such systems operate with extremely 
low duty cycles, harvesting and storing energy over long periods of time before 
waking up to perform brief measurement and communication tasks. However, such 
duty cycling only works if the sleep power of the system is less than the average 
power available from the power source, which may only be as much as a few nA. 
In this work, we present an RF transmitter designed to operate in an extremely low 
duty-cycle industrial monitoring system. The primary challenges are achieving high 
efficiency in the active mode while transmitting as high as +10dBm and simultane-
ously minimizing the leakage during the sleep mode. We address these in a 
+10dBm Bluetooth Low Energy (BLE) transmitter test-chip through 1) low voltage 
design (0.68V) for switching power and short-circuit power reduction, 2) extensive 
power gating of unused blocks and 3) a negative-VGS biasing technique for PA 
leakage reduction without affecting its on-performance. 
Typically, high-VT power switches are used to power gate low-VT active circuits [1]. 
But, the switch resistance, which is in the direct path of active current, degrades 
on-performance. Increasing switch size will in turn increase leakage. Negative 
gate-biasing of the gating switch has been shown to give significant leakage re-
duction [3]. However, in this work, we study the effect of negative-gate biasing of 
the low-VT active device itself, thereby eliminating a switch in the direct path of 
active current and simultaneously reducing leakage. This is especially useful for 
the PA in our work, which operates at +10dBm and is the largest active power 
consumer.  
Fig. 13.7.1 shows the measured drain current (ID,PA) and gate current (IG,PA) of the 
NMOS PA transistor as a function of the negative gate bias applied. The 65nm 
CMOS transistor, because of its thin gate oxide, has significant gate leakage. It is 
exponential with the gate bias. The drain current, which is the sum of sub-threshold 
current and gate leakage, decreases exponentially with increasing gate bias while 
the sub-threshold current is dominant, but increases as gate leakage becomes 
larger. The red curve (in solid) shows the achievable total PA leakage assuming 
the negative bias is supplied by an ideal −½ charge pump (ILEAK = ID,PA-½IG,PA). The 
minimum, 430pA, occurs at −200mV and represents a 30× reduction in leakage. 
Fig. 13.7.1 also shows a histogram of the minimum (ID,PA−½IG,PA) current for 25 
measured chips. Simulations indicate that the minimum leakage points range from 
−150mV to −300mV, which implies that a −½ charge pump generating VNEG 
=−½VIN is sufficient. Low VDD ensures device reliability even with VNEG biasing 
(VDD-VNEG < 1.2V). 
Fig. 13.7.2 shows the complete TX system block diagram. The RF signal path has 
a 12MHz crystal oscillator feeding a divided 1MHz clock to an integer-N PLL. The 
PLL provides 2MHz-spaced BLE channels at 2.4GHz. The PLL output is then buff-
ered onto a +10dBm power amplifier. The TX applies direct modulation to the VCO 
control voltage for 1Mbps GFSK.  A digital baseband, running at 6MHz, imple-
ments an SPI interface and BLE packet generation logic including CRC, data whit-
ener and Gaussian pulse shaping. A voltage doubler charge pump running at 
3MHz provides VDOUB (≈1.2V) to enable high-Q RF capacitor banks for use in VCO 
frequency tuning and matching network tuning.  
The TX also implements extensive power gating. The RF transistor in the PA uses 
negative gate biasing for leakage reduction without RF performance degradation. 
A 32Hz gate-leakage-based oscillator drives the −½ charge pump to generate 
VNEG. All other blocks have either a PMOS or NMOS thick-oxide high-VT power 
switch. Simulations show that driving an NMOS power switch with VDOUB and VNEG 
instead of VDD and GND results in 10× smaller voltage drop in active mode and 
10× lower sleep leakage. Similarly, PMOS power switches are turned on strongly 
using VNEG in the active mode. In sleep-mode, the voltage doubler is off and VDOUB 
settles to VDD. 
Fig. 13.7.3 shows a detailed circuit diagram for the fully integrated PA signal chain. 
In order to provide +10dBm output power, the PA employs a pi-match network to 
bring the 50Ω antenna impedance down to 20Ω. It also employs a NMOS-only 
inductively degenerated architecture to allow the drain node to swing above and 
below VDD. The PA is DC-biased through R0. Sleep-mode is enabled by a single 
near minimum-sized switch M1, which presents negligible loading. In order to max-
imize efficiency, a resonant buffer stage drives the PA. Resonant (as opposed to 
inverter) drive allows the main PA transistor M0 to be upsized with minimal power 
penalty. The resonant buffer transistor M2 itself is driven by an inverter buffer chain 
with a 0 to VDOUB swing. The strong drive allows M2 to be 25× smaller than M0, 
thereby reducing power in the inverters. This VCO buffer presents minimal capac-
itive loading to the VCO (min-sized inverter M4-M5). 
Fig. 13.7.3 also shows an example of a block that requires a PMOS power switch. 
It shows the design of capacitor banks. INV3 drives M7 to connect / disconnect 
capacitor C7. If INV3 were NMOS power-gated, the gate leakage of M7 would go 
through, leading to a leakage as high as 2.5nA (FF corner simulation). On the other 
hand, adding a power switch in series with M7 would lower the Q of the capacitor 
bank. Instead, the PMOS power switch shown keeps leakage below 5pA. 
An efficient negative voltage charge pump is key to achieving good leakage reduc-
tion in the PA. It must supply around 260pA of current at around −200mV. The 
charge pump, shown in Fig. 13.7.4 achieves this with >90% charge transfer effi-
ciency. Its quiescent current is reduced by operating at a very low frequency (less 
than 100Hz). Such a low frequency is efficiently generated with the gate-leakage 
based timer [4] shown in Fig. 13.7.4. It oscillates at 32Hz and consumes 14pA. 
Gate leakage of core transistors are the current sources in the circuit. Nodes V1 
and V2 alternately charge up to the switching threshold of an inverter. At low swing, 
the current source stays constant and the frequency of the oscillator is 
f=IGATE/(2C*VTH,INV). At low supply voltages, the shoot-through current is negligible, 
enabling the low power consumption in spite of the slow rise times of V1 and V2. 
Fig. 13.7.7 shows the die photo of the TX fabricated in a 65nm LP CMOS process. 
The die area is 2.5×2.5mm2 while the core area is 1.6mm2. The crystal oscillator, 
PLL and VCO consume 32µW, 132µW and 510µW respectively. The VCO buffer 
consumes 102µW while the resonant buffer draws 1mW. The PA delivers a wide 
range of output powers ranging from +10.9dBm down to -5dBm depending on the 
supply voltage and bias voltage applied to it. Fig. 13.7.5 plots the overall TX effi-
ciency for various VDD values. At 0.68V, it generates an output power of +10.9dBm 
with a PA efficiency of 46.4% and overall TX efficiency of 43.7%. At a lower voltage 
of 0.25V, the PA has a peak efficiency of 47.2% while delivering 2.6dBm with the 
TX efficiency at 31.6%. Fig. 13.7.5 also plots the spectrum of 1Mbps GFSK mod-
ulation. The adjacent channel power is well below the BLE spec. The TX was able 
to successfully communicate with a commercial off-the-shelf BLE receiver from 
Texas Instruments. 
Fig. 13.7.6 shows leakage measurements of the full TX. The pie chart breaks down 
the contribution of the various components with the PA being the dominant one. 
The total leakage power is around 370pW. Fig. 13.7.6 also shows the measure-
ment of total TX leakage at various temperatures. This experiment was performed 
bypassing the gate leakage oscillator in order to characterize the true minimum 
power points. At high temperatures, the effectiveness of the leakage management 
techniques is better because the sub-threshold current at VNEG = 0 is higher while 
the gate leakage is relatively constant with temperature. For example, at +80°C, 
there is a 100× reduction in leakage current at an optimal VNEG of −300mV. 
In conclusion, a 2.4GHz BLE-compatible transmitter architecture for use in ultra-
low duty cycle applications has been presented. Low voltage operation, extensive 
power gating and a negative gate biasing technique help in achieving a peak TX 
efficiency of 43.7% at an output power of +10.9dBm while also reaching a leakage 
power of 370pW, for an on/off ratio of 7.6×107. 
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Figure 13.7.1: Measured drain and gate currents for the PA showing minimum 
leakage point and its distribution across 25 measured chips. 
Figure 13.7.2: Block diagram of the transmitter showing RF signal chain, power 
gating switches and leakage management blocks. 
Figure 13.7.3: RF signal chain from VCO to the antenna showing the VCO 
buffer running from VDOUB, the resonant buffer, the power amplifier and ca-
pacitor bank tuning. 
Figure 13.7.4: Gate-leakage oscillator that provides the clock for the negative 
voltage charge pump that generates VNEG. All devices are thick-oxide devices 
except for the gate-leakage current sources. 
Figure 13.7.5: RF performance of the transmitter showing overall transmit ef-
ficiency at various VDD,PA values. Also shown is the 1Mbps GFSK spectrum 
from the transmitter. 
Figure 13.7.6: Pie chart with the contribution of various blocks to system leak-
age and variation of the minimum leakage with temperature. 
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Figure 13.7.7: Die photo of the transmitter fabricated in 65nm LP CMOS. Die 
size is 2.5×2.5mm2 and core area is 1.6mm2.  
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